Espressif Systems /ESP32-P4 /MIPI_CSI_BRIDGE /INT_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_CLR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (VADR_NUM_GT_REAL_INT_CLR)VADR_NUM_GT_REAL_INT_CLR 0 (VADR_NUM_LT_REAL_INT_CLR)VADR_NUM_LT_REAL_INT_CLR 0 (DISCARD_INT_CLR)DISCARD_INT_CLR 0 (CSI_BUF_OVERRUN_INT_CLR)CSI_BUF_OVERRUN_INT_CLR 0 (CSI_ASYNC_FIFO_OVF_INT_CLR)CSI_ASYNC_FIFO_OVF_INT_CLR 0 (DMA_CFG_HAS_UPDATED_INT_CLR)DMA_CFG_HAS_UPDATED_INT_CLR

Description

csi bridge interrupt clr.

Fields

VADR_NUM_GT_REAL_INT_CLR

reg_vadr_num is greater than real interrupt clr.

VADR_NUM_LT_REAL_INT_CLR

reg_vadr_num is less than real interrupt clr.

DISCARD_INT_CLR

an incomplete frame of data was sent interrupt clr.

CSI_BUF_OVERRUN_INT_CLR

buffer overrun interrupt clr.

CSI_ASYNC_FIFO_OVF_INT_CLR

buffer overflow interrupt clr.

DMA_CFG_HAS_UPDATED_INT_CLR

dma configuration update complete interrupt clr.

Links

() ()